Nvidia is placing its Vera CPUs to work alongside AI brokers to hurry up chip design

Nvidia Corp. stated tonight it’s now operating the chip design software program its engineers are utilizing to design the subsequent technology of its graphics processing models, by itself silicon.

It’s partnering with Cadence Programs Inc. and Synopsys Inc., the 2 largest suppliers of digital design automation or EDS software program, which at the moment are optimizing their platforms to run on Nvidia’s Vera central processing models to speed up chip design workloads.

The chipmaker stated that Cadence’s Jasper, a proper verification platform, and Synopsys VCS, a logical simulation software that’s used to validate chip designs earlier than fabrication, improved their efficiency by 1.5 occasions when operating on Vera central processing models.

The announcement got here as Nvidia revealed that it’s additionally integrating its PhysicsNeMo physics-AI libraries and a set of GPU math libraries into the Nvidia Agent Toolkit, as a part of a push to extend the position of autonomous synthetic intelligence brokers within the chipmaking course of. AI brokers can now name accelerated solvers in the identical manner as they use another third-party software, Nvidia stated on the 2026 Design Automation Convention in Lengthy Seaside, California, as we speak.

Accelerating EDA workloads

Nvidia is attempting to speed up the tempo of chip growth by dashing up EDA workloads whereas growing automation in varied components of the design course of. The chipmaker defined that simulation, verification and implementation are all essential steps within the semiconductor design course of.

Historically, these steps have been carried out by human engineers, and they’re painstaking processes. It’s not unusual for engineers to spend years validating habits, figuring out issues and refining designs by 1000’s of iterations earlier than they decide on a last blueprint for a brand new technology semiconductor.

Nvidia has been seeking to speed up these processes for years, however whereas GPUs and AI have helped in some areas, many facets of EDA are closely depending on CPU efficiency. For example, issues like logic simulation, formal verification and a few components of digital implementation are reliant on quick particular person cores, environment friendly reminiscence programs and fast general throughput. These qualities are greatest offered by CPU architectures, which implies they proceed to play a significant position in validating new chip designs and exploring options.

By optimizing the Vera CPUs for EDA workloads, Nvidia says it has proven it might probably speed up two of essentially the most compute-intensive facets of the early chip design lifecycle. Cadence Jasper is a verification platform that makes use of good proof expertise and machine studying algorithms to determine and repair bugs and speed up productiveness, whereas Synopsys VCS is used to simulate and validate complicated chip designs earlier than they’re constructed. In Nvidia’s early exams, it confirmed it was in a position to enhance the efficiency of each purposes by 1.5 occasions.

The chipmaker stated it’s going to work with Cadence and Synopsys to optimize different EDA workflows on Vera. Finally it hopes to speed up the design of its successor, codenamed the Rosa CPU, which can be powered by the next-generation Nvidia Rigel core.

Automating chip design

Nvidia is making a form of steady suggestions loop, the place its present technology Vera CPUs pace up the event of future generations, however that’s not all it’s doing. By including the PhysicsNeMo and CUDA-X libraries to the Nvidia Agent Toolkit, it’s additionally stepping up agentic involvement within the chip design course of.

Creating extra refined chips requires engineers to attach physics, simulations and efficiency evaluation throughout more and more complicated design cycles. This type of work is ideal for autonomous AI engineers, which may run simulations to generate high-fidelity information at a lot better speeds than people can. With as we speak’s replace, PhysicsNeMo and CUDA-X grow to be agent-ready instruments that may facilitate these simulations. PhysicsNeMo provides brokers the physics abilities wanted to coach and deploy AI fashions, whereas the CUDA-X libraries deliver accelerated solvers and quantum chemistry capabilities into agentic engineering workflows.

As well as, Nvidia stated it’s updating the CUDA-X libraries to assist “iterative sparse solvers” on its GPUs for the primary time. This refers back to the sparse linear algebra arithmetic that underpins bodily simulations starting from fluid stream to structural stress to electromagnetics. The brand new libraries introduced as we speak embrace cuISS for iterative solvers, cuDSS for direct sparse solvers which can be utilized in circuit and gadget simulation, and cuEST for the quantum-chemistry simulations that predict how supplies behave at atomic scales.

Nvidia stated that its companions have already seen extraordinarily encouraging outcomes with the brand new libraries. For example, the design, take a look at and emulation software program agency Keysight Applied sciences Inc. stated it has been in a position to pace up electromagnetic simulations by as much as 10 occasions utilizing the brand new cuDSS libraries, whereas the EDA software program agency Silvaco Group Inc. was in a position to run a 3.2 billion-mesh-node photonic edge coupler simulation in underneath 4 hours on a cluster of 32 GPUs. Based on Nvidia, no CPU-based simulation would have the ability to match this efficiency.

The chipmaker additionally talked about how Cadence’s AuraStack AI Tremendous Agent, designed to automate printed circuit boards and superior packaging workloads, now runs on cuDSS on its Millenium M2000 supercomputer. Cadence stated it has seen design verification workflows enhance by 15-times because of this transformation – an particularly encouraging determine, contemplating that verification workloads throughout the chip design {industry} eat billions of compute hours yearly.

All of this software program is being made freely out there to chip designers. PhysicsNeMo is on the market underneath the Apache 2.0 license, whereas the brand new CUDA-X libraries are free, drop-in replacements for the handcrafted code that engineers would usually have to write down for themselves. For Nvidia this makes good sense, for PhysicsNeMo and CUDA-X can solely run by itself silicon.

“Engineering has reached an inflection level. AI can now work with instruments of physics, simulation and design,” stated Nvidia Vice President and Common Supervisor of Computational Engineering. “With Nvidia Agent Toolkit, builders can construct agentic engineers that motive utilizing physics, run simulations and generate high-fidelity information to grow to be a brand new engine for innovation in chip and system design.”

Picture: Nvidia